EDA/IP 
Timing closure: Hybrid optimization to the rescue
Keywords: timing closure hybrid optimization asic
[Summary of tips] Hybrid optimization combines ASIC cell-based design flow with transistor-level optimization to achieve improvement in timing closure.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Prepping Ethernet for new prioritization, timing tasks
- Analyzing jitter, timing in the presence of crosstalk
- Timing IC market to hit $3B by 2016
- Silicon Labs seeks market leadership via one-stop timing shop
- Memory controller IP enables timing closure, higher yield
- Timing analyzer speeds up multicore designs
Article Comments - Timing closure: Hybrid optimization ...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
