Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > Embedded
 
 
Embedded  

A critical test of SoC memory strategies

Posted: 02 Aug 2004  Print Version  Bookmark and Share Subscribe

Keywords: soc  memory  sram  dram  ram 

[Summary of tips] Memory structures that are scalable across process generations resolve three embedded-memory issues: cost, time-to-market and design risk.View the PDF document for more information.
 

votes:   Add to Favorites
Timing is everything...almost
Parallel design technology revolutio...
Article Comments - A critical test of SoC memory strate...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top