Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Co-design methodology for system interconnect

Posted: 17 May 2004  Print Version  Bookmark and Share Subscribe

Keywords: co-design  interconnect  pcb  i/o  vsic 

[Summary of tips] This article outlines a co-design methodology supported by a unique platform that enables design and analysis of the electronic system interconnect from IC to IC, across packages, connectors, backplanes and PCBs.View the PDF document for more information.
 

votes:   Add to Favorites
Handling a storm of packaging defect...
ALF language lets designers control ...
Article Comments - Co-design methodology for system int...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top