Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

EDA startup offers graphical Verilog tool

Posted: 05 Jan 2004  Print Version  Bookmark and Share Subscribe

Keywords: hdl  orion consulting  visual rtl  verilog code  e-mail synopsys user?s group 

[Summary of tips] Aiming to simplify HDL code development and documentation, Orion Consulting Inc. has rolled out Visual RTL, a tool that generates synthesizable Verilog code from graphical logic-block schematics. The three-person company is shifting away from consulting to focus on the new product.With Visual RTL, said Art Gmurowski, founder of......
Please login or register with us to view this article>>
 
 

Article Comments - EDA startup offers graphical Verilog...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."