Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

Minimizing the number of external SSRAM chips on Zarlink packet processors

Posted: 15 Aug 2003  Print Version  Bookmark and Share Subscribe

Keywords: zarlink semiconductor  SSRAM  packet processor  MT90502  MT90503 

[Summary of tips] This application note describes how to minimize the number of external SSRAM chips on Zarlink's packet processors.View the PDF document for more information.
 

votes:   Add to Favorites
A Comparison between Battery Backed ...
Applications of the MT90503 external...
Article Comments - Minimizing the number of external SS...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top