Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Zarlink analog PLL simplifies line card design

Posted: 08 Aug 2003  Print Version  Bookmark and Share Subscribe 

Keywords:zarlink semiconductor  analog PLL  zl30414 

[Summary of tips] Zarlink Semiconductor has unveiled an analog PLL timing chip for optical line cards operating at up to OC-192 rates. With six output clocks and high jitter performance, the ZL30414 device simplifies line card design and lowers space requirements.Designed to perform timing and synchronization functions in communications equipmen......
Please login or register with us to view this article>>
 

Article Comments - Zarlink analog PLL simplifies line c...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist