EDA/IP
Zarlink analog PLL simplifies line card design
Keywords:zarlink semiconductor analog PLL zl30414
[Summary of tips] Zarlink Semiconductor has unveiled an analog PLL timing chip for optical line cards operating at up to OC-192 rates. With six output clocks and high jitter performance, the ZL30414 device simplifies line card design and lowers space requirements.Designed to perform timing and synchronization functions in communications equipmen......Please login or register with us to view this article>>
|
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Zarlink analog PLL simplifies line c...
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia


