Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > Networks
 
 
Networks  

Design of low-cost multiprocessing platform for packet processing

Posted: 01 Jun 2003  Print Version  Bookmark and Share Subscribe

Keywords: asic  soc  packet processing  single processor architecture  dual processor architecture 

[Summary of tips] With the growing Internet traffic demands for high-speed processing, routers are expected to provide advanced packet-processing functions like classification, filtering, queuing, and differentiated services.View the PDF document for more information.
 

Article Comments - Design of low-cost multiprocessing p...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top