Networks 
Buffers minimize jitter in clock distribution
Keywords: clock buffer jitter pll differential signal lines clock distribution network
[Summary of tips] In communications designs, high-performance clock buffers are often used for duplication, distribution and fanout of clock signals. Here, sensitivity to long-term jitter is a critical concern.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Buffers minimize jitter in clock dis...
Visitor0212
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
