EDA/IP 
SoC/IP designs need next-gen solutions for integration verification
Keywords: ip soc design multi-level mixed-signal mlms simulator
[Summary of tips] Today's multimillion-gate SoC designs consist of mixed IP - CPU cores, memory, ADC/DAC, and more - that represent multiple levels of design abstractions, such as RTL, gates, transistors, and analog behavioral models. A large amount of the IP in these complex designs is called "Big D" (large digital) because it must be......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - SoC/IP designs need next-gen solutio...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
