Global Sources
EE Times-Asia
EE Times-Asia > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

VeriSilicon platform optimized for SMIC CMOS process

Posted: 27 Aug 2002  Print Version  Bookmark and Share Subscribe 

Keywords:Standard Design Platform  CMOS process  memory compilers  I/O cell library 

[Summary of tips] VeriSilicon Microelectronics Co. Ltd has released the Standard Design Platform optimized specifically for Semiconductor Mfg Int. Corp.'s (SMIC) 0.185m CMOS process, which includes memory compilers for single port and dual port SRAM, diffusion programmable ROM, standard cell library, and I/O cell library. The platform has been p......
Please login or register with us to view this article>>
 

Article Comments - VeriSilicon platform optimized for S...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist