Networks 
644MHz SDR LVDS transmitter/receiver
Keywords: virtex ii fpga field programmable gate array sdr transmitter sdr receiver
[Summary of tips] This application note describes single data rate transmitter and receiver interfaces operating up to 644MHz, using 17 LVDS pairs, implemented in a Virtex-II FPGA.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- QDR II SRAM interface for Virtex-5 devices
- RLDRAM II memory interface for Virtex-5 FPGAs
- Synthesizable CIO DDR RLDRAM II controller for Virtex-4 FPGAs
- Core plants fast serial data link on Virtex-II Pro FPGAs
- Xilinx displays Virtex-II Pro FPGA based platform at SUPERCOMM
- Creating high-speed memory interfaces with Virtex-II and Virtex-II Pro FPGAs
Article Comments - 644MHz SDR LVDS transmitter/receiver
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
