Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

Full-chip verification for building nanometer memories

Posted: 01 May 2002  Print Version  Bookmark and Share Subscribe

Keywords: nanometer memories  full-chip verification  transistor-level verification  spice 

[Summary of tips] Verification tools can greatly facilitate memory design, where designers face a combination of evolving circuit complexity and increasing size in dealing with massive memory arrays.View the PDF document for more information.
 

votes:   Add to Favorites
Next-gen memory for high performance...
Frequently asked questions on DDR
Article Comments - Full-chip verification for building ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top