FPGAs/PLDs 
Reducing fault-coverage analysis with DFT, Part 2
Keywords: fpga ram fpga asic fault coverage
[Summary of tips] This technical paper is the second of a two-part discussion wherein the author considers fault-coverage analysis and simulation for full-scan testing of ASIC designs.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Reducing fault-coverage analysis wit...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
