Inductance analysis of chip scale packages
Keywords: bogatin chip scale package csp package inductance
[Summary of tips] This application note is intended to demonstrate a simple model that relates the maximum operating clock frequency of a CSP based on the IC's power dissipation, the typical lead equivalent inductance and the number of pairs of leads used for power and ground.View the PDF document for more information.|
Registered already? Login to view complete content.
|

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!

















