Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011   HDTV   PCIe   HDMI   sensor   WiMAX
EE Times-Asia > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

Optimum PCB and stencil layout for leadframe MLPs

Posted: 04 Jun 2001  Print Version  Bookmark and Share Subscribe

Keywords: m a com  amp  tyco  stencil layout  pcb layout 

[Summary of tips] This application note details the proper guidelines for the layout of a PCB and stencil for a 6-by-4mm MLP (M/A-COM Leadless Package).View the PDF document for more information.
 

votes:   Add to Favorites
Electrical characterization of packa...
Moisture effects on the soldering of...
Article Comments - Optimum PCB and stencil layout for l...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top