Processors/DSPs 
Reducing system power requirements
Keywords: ti dsp power power management power dissipation
[Summary of tips] This application note discusses a number of ways to reduce a design's system power, ranging from the use of CMOS logic to varying the clock rates of the logic to powering down unused logic.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Reducing system power requirements
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
