Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Catch the latest   Vital Signs     Tech Watch     In Asia
EE Times-Asia > T&M
 
 
T&M  

Single-mask simplicity needed for SoC

Posted: 01 Jun 2001  Print Version  Bookmark and Share Subscribe

Keywords: soc  rtos  smp  fpga  pld 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->The move to multimillion-gate chips has made it necessary to adopt design-reuse strategies for new SoC devices. An increasing number of metal layers eliminated traditional gate array technology as a viable option and shrinking mask lithography increased the nonrecurring-engineering costs above $500,......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
The new century of high-density func...
Plato unwraps router for huge system...
Article Comments - Single-mask simplicity needed for So...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top