Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

Configuring Spartan-II FPGAs from parallel EPROMs

Posted: 12 Apr 2001  Print Version  Bookmark and Share Subscribe

Keywords: xilinx  spartan  spartan ii  fpga  field programmable gate array 

[Summary of tips] This application note describes a simple CPLD-based interface design to configure a Spartan-II device from a parallel EPROM using the Slave Parallel configuration mode.View the PDF document for more information.
 

votes:   Add to Favorites
Synthesizable 1.6GBps DDR SDRAM cont...
Configuring Xilinx FPGAs using an XC...
Article Comments - Configuring Spartan-II FPGAs from pa...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top