EDA/IP 
Sequence Design offers tool for timing closure
Keywords: timing closure eda design automation post-route optimization signal integrity
[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->Sequence Design has combined its previous technology with tools acquired along with Sapphire Design Automation in a "design closure" product whose claimed edge is the ability to optimize timing and signal integrity concurrently before and after routing. Physical Studio represents the combina......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Memory controller IP enables timing closure, higher yield
- Achieving timing closure in basic (PMA direct) functional mode
- Design Guidelines and Timing Closure Techniques for HardCopy ASICs
- Fix timing closure problems
- Timing closure: Hybrid optimization to the rescue
- Improve the library, not the tools, to achieve timing closure
Article Comments - Sequence Design offers tool for timi...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
