Global Sources
EE Times-Asia
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Optimizing ASIC design flow for SoPCs

Posted: 01 May 2001  Print Version  Bookmark and Share Subscribe

Keywords: asic  sopc  asic  hdl 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->System-on-programmable-chip (SoPC) technology has characteristics of both board-based design and ASIC-based system-on-a-chip ASIC design. The immediate attraction of SoPC is that, like a breadboard, the design can be up and running very quickly.However, many attributes of the ASIC design process rem......
Please login or register with us to view this article>>
 
 

Programmable system chips move forwa...
FPGAs take wrong road
Article Comments - Optimizing ASIC design flow for SoPC...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top