Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Targeting Cypress PLDs from the Synopsys FPGA Express environment

Posted: 29 Mar 2001  Print Version  Bookmark and Share Subscribe

Keywords: cypress  flash370i  ultra37000  cpld  complex programmable gate device 

[Summary of tips] This application note demonstrates how to target Cypress Semiconductor's FLASH370i and Ultra37000 families of CPLDs using the synthesis and netlist capability of the Synopsys FPGA Express environment.View the PDF document for more information.
 

votes:   Add to Favorites
Importing a Warp post-fit netlist in...
An introduction to active-HDL Sim
Article Comments - Targeting Cypress PLDs from the Syno...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top