EDA/IP 
Process design kits take aim at custom ICs
Keywords: pdk asic simulation tool
[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->Claiming to accelerate time-to-market for custom IC designers, Cadence Design Systems has announced the availability of Process Design Kits (PDKs) for 0.25µm and 0.18µm Taiwan Semiconductor Manufacturing Corp. (TSMC) processes. The PDKs contain process-specific information used with Cadenc......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- PDK and reference flow for 0.18um power management process
- System-80 asynchronous display on the i.MX31 WINCE 6.0 PDK
- Media streaming to i.MX31 PDK over WLAN
- Different display configurations on the i.MX35 WinCE PDK
- 3D animation techniques on the i.MX31 PDK
- Cadence aids HHNEC in first 0.18µm EEPROM PDK
Article Comments - Process design kits take aim at cust...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
