Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

One approach for debugging of modified designs

Posted: 01 Mar 2001  Print Version  Bookmark and Share Subscribe

Keywords: vhdl  verilog  hdl  design reuse  debug 

[Summary of tips] Two engineers describe a methodology of comparing old designs to new designs in order to validate the new one.View the PDF document for more information.
 

votes:   Add to Favorites
Integrating PCB layout with mechanic...
Complex designs demand greater atten...
Article Comments - One approach for debugging of modifi...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top