Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Integrated approach for emerging tech designs

Posted: 01 Dec 2000  Print Version  Bookmark and Share Subscribe

Keywords: dsm  synthesis  place and route  drc  rule checker 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->Tools that integrate clock tree synthesis with logic synthesis, placement, route and interconnect extraction will have the power to maximize the potential of new process technologies in cell-based flows.In the increasingly complex world of deep-submicron (DSM) process technologies, millions of objec......
Please login or register with us to view this article>>
 

Article Comments - Integrated approach for emerging tec...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top