Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

CPLD design hints for Atmel-Synario

Posted: 05 Sep 2000  Print Version  Bookmark and Share Subscribe

Keywords: atmel  cpld  pld  logic ic  logic gate 

[Summary of tips] This application note provides hints for new or experienced users on how to use Atmel-Synario to efficiently implement their designs into Atmel PLD and CPLD devices.View the PDF document for more information.
 

Article Comments - CPLD design hints for Atmel-Synario
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top