FPGAs/PLDs 
16-bit carry-select adder
Keywords: atmel fpga pga gate array programmable logic
[Summary of tips] This application note demonstrates how to implement the AT6000 Series FPGA as a carry-select adder, which achieves speeds up to 40 percent faster by performing additions in parallel and reducing the maximum carry path.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - 16-bit carry-select adder
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
