Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Metastability Considerations

Posted: 28 Jun 2000  Print Version  Bookmark and Share Subscribe

Keywords: xilinx  xc7300  xc9500  metastability  programmable logic 

[Summary of tips] This application note provides designers with formulas and test measurements to calculate the probability of failure metastability considerations. Design techniques for minimizing metastability are also provided.View the PDF document for more information.
 

votes:   Add to Favorites
Using the XC9500 timing model
Pin preassigning with XC9500 CPLDs
Article Comments - Metastability Considerations
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top