FPGAs/PLDs 
Pin preassigning with XC9500 CPLDs
Keywords: xilinx xc9500 pin preassigning programmable logic programmable logic device
[Summary of tips] This application note describes the planning required for successful pin preassigning with the XC9500 CPLD family, and gives a detailed example.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Pin preassigning with XC9500 CPLDs
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
