Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Using manual power down mode with SpartanXL FPGAs

Posted: 21 Jun 2000  Print Version  Bookmark and Share Subscribe

Keywords: xilinx  spartanxl  fpga  pga  gate array 

[Summary of tips] This application note provides all the information the designer needs to use the SpartanXL FPGAs' Power Down mode feature effectively, such as descriptions of the mode's common applications, internal functioning and electrical characteristics.View the PDF document for more information.
 

Article Comments - Using manual power down mode with Sp...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top