FPGAs/PLDs 
Conserving power with auto power down mode in SpartanXL FPGAs
Keywords: xilinx spartanxl fpga pga gate array
[Summary of tips] This application note shows how to reduce power consumption by selectively disabling portions, which are not required all the time, in designing the SpartanXL FPGAs.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Conserving power with auto power dow...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
