EDA/IP 
Design Tradeoffs When Implementing IEEE 1149.1
Keywords: texas instruments ti bist tbc pwb design
[Summary of tips] IEEE 1149.1 test bus and boundary-scan architecture allows ICs and PWBs to be controlled via a standard four-wire interface. This application note outlines the design tradeoffs while implementing the test bus in electronic systems.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- An interface for Texas Instruments analog to digital converters with serial LVDS outputs
- Using C to interface Texas Instruments' MSP430XXXX MCUs with SPI serial EEPROMs
- Using C and a hardware module to interface Texas Instruments' MSP430XXXX MCUs with SPI serial EEPROMs
- Texas Instruments joins coax alliance
- Texas Instruments teams up with TCL
- Texas Instruments shows digital radio chipset
Article Comments - Design Tradeoffs When Implementing I...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
