Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

A programmable logic array design

Posted: 25 Dec 1999  Print Version  Bookmark and Share Subscribe

Keywords: field programable logic array  fpla  slc96 tr 8  quad dsi framer  mode 

[Summary of tips] This paper presents a simple, Field Programmable Logic Array (FPLA) design for the support of SLC 96/TR-8 applications with the TranSwitch Quad DS1 Framer (QDS1F) - TXC-03102.View the PDF document for more information.
 

Article Comments - A programmable logic array design
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top