Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Slashing design time with the IP evaluation model

Posted: 01 Oct 1999  Print Version  Bookmark and Share Subscribe

Keywords: ip  intellectual property  design reuse  evaluation model  fir filter 

[Summary of tips] A new paradigm in design reuse eases your job of picking the right IP for your application, and lets you focus on more pressing issues in the design process. It calls for just downloading the IP, parametrizing it and evaluating it before licensing the core.View the PDF document for more information.
 

votes:   Add to Favorites
Building fault-tolerant embedded sys...
Design for Test considerations for A...
Article Comments - Slashing design time with the IP eva...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top