Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Catch the latest   Vital Signs     Tech Watch     In Asia
EE Times-Asia > T&M
 
 
T&M  

Design for Test considerations for ATPG

Posted: 01 Oct 1999  Print Version  Bookmark and Share Subscribe

Keywords: boundary  edge-sensitive  level-sensitive  scan  bist 

[Summary of tips] This article describes techniques for designing ICs to facilitate ATPG, and explains the importance of compact test vector generation in the overall design flow.View the PDF document for more information.
 

votes:   Add to Favorites
Monitoring an evolving network syste...
System verification: Essential for d...
Article Comments - Design for Test considerations for A...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top