| 2008-08-01 |
Mobile memories advance to lower voltage use |
|
Low-power DDR2 (LPDDR2), a next-generation low-power memory technology for mobile and embedded designs being defined by companies participating in JEDEC standards, offers higher speed, lower-voltage operation, larger capacities and lower pin count than the current generation. This lets NVM share the same bus as SDRAM |
| 2008-07-22 |
Power efficient DDR3 SDRAM claims 2Gbit/s speed |
|
Elpida Memory Inc. has developed a top-tier power efficient 1Gbit DDR3 SDRAM, which is capable of operating at an ultrafast speed of 2Gbit/s |
| 2008-07-02 |
Mobile SDRAM rolls from ISSI |
|
Integrated Silicon Solution Inc. has introduced the first members of its PowerSaver Mobile SDRAM family with 128Mbit, 256Mbit and 512Mbit Mobile SDRAMs offered in x8, x16 and x32 configurations |
| 2008-06-30 |
Elpida rolls 'first' 512Mbit DDR2 SDRAM with x32-bit I/O |
|
Elpida Memory Inc. has developed what it claimed to be the first 512Mbit DDR2 SDRAM with x32-bit I/O configuration |
| 2008-06-19 |
Example of memory-to-memory transfer by the DMAC (LRAM to DDR SDRAM |
|
This application note from Renesas Technology gives an example of how to set products of the SH7780 Group for inter-memory (LRAM to DDR SDRAM) data transfer and describes a sample application for this purpose |
| 2008-05-22 |
Mobile WiMAX IC integrates advanced baseband functionality |
|
Sequans has introduced a new mobile single chip solution, which is claimed to integrate advanced baseband functionality plus radio frequency and SDRAM |
| 2008-05-19 |
Calculating memory system power for DDR3 |
|
This technical note details how DDR3 SDRAM consumes power and provides the tools that system designers can use to estimate power consumption in any specific system |
| 2008-05-19 |
Calculating memory system power for DDR3 |
|
This technical note details how DDR3 SDRAM consumes power and provides the tools that system designers can use to estimate power consumption in any specific system |
| 2008-05-13 |
Advantest eases high-volume DDR3-SDRAM testing |
|
Advantest's T5503 memory test system was developed specifically to address the challenges of high-volume production test of next-generation high-speed DDR3-SDRAM |
| 2008-03-19 |
Test solution rolls for DDR2, DDR3 SDRAM |
|
Tektronix has released a comprehensive test tool set for DDR2 and new DDR3 SDRAM technology, developed to deliver higher performance data rates |
| 2008-02-01 |
Interfacing FPGAs to DDR3 SDRAM |
|
Double-data-rate three (DDR3) SDRAM memory architectures support higher bandwidths with bus rates of 600Mbit/s to 1.6Gbit/s (300- to 800MHz), 1.5V operation for lower power, and higher densities of 2Gbits on a 90nm process. This faster, larger, and lower power per bit architecture is made possible by leveling the interface between a DDR3 SDRAM DIMM to an FPGA |
| 2007-11-12 |
Elpida touts 'smallest' 1Gbit SDRAM using 65nm process |
|
Elpida Memory has completed the development of a 1Gbit DDR2 SDRAM based on 65nm process technology, touted to be the world's smallest chip |
| 2007-11-09 |
DRAM makers ready for DDR3 demand surge |
|
Major players in the memory sector are gearing up to supply the electronics industry when demand for DDR3 SDRAM kicks in next year |
| 2007-10-23 |
32Mbit SDRAM design cuts cost of SiPs for handsets |
|
Inapac Technology's new 32Mbit SDRAM design makes it easier and more cost-efficient to create SiPs for a new generation of mobile handset applications |
| 2007-09-27 |
2Gbit DDR2 SDRAM achieves 1,066Mbps rates |
|
Elpida Memory says it has developed the world's first ultrafast 2Gbit DDR2 SDRAM featuring a speed of 1,066Mbps |
| 2007-09-05 |
Fujitsu wins SDRAM patent suit vs. Nanya Japan |
|
Fujitsu claims to have won its litigation against the Japan subsidiary of Taiwan's Nanya Technology involving patents for a DDR SDRAM technology |
| 2007-08-24 |
Free design tool implements DDR2-400 interface |
|
Xilinx has announced support for a 400Mbps DDR2 SDRAM interface (DDR2-400) with its low-cost 90nm Spartan-3A and Spartan-3AN FPGAs |
| 2007-08-09 |
Xilinx provides free reference design for DDR2-400 |
|
Xilinx unrolls a free reference design that enables designers to quickly implement 400Mbps DDR2 SDRAM interfaces with Spartan-3 FPGAs |
| 2007-08-03 |
Virtex-5 FPGAS are interoperable with 800Mbps DDR3 |
|
Xilinx Inc. claims that its Virtex-5 FPGA devices are now interoperable with 800Mbps DDR3 SDRAM devices from leading memory suppliers |
| 2007-07-23 |
V58C2128x SB high performance 128Mbit DDR SDRAM |
|
Promos technolgies' V58C2128(804/404/164)SB achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. |
| 2007-07-13 |
V58C2256(804/404/164)SC high performance 256Mbit DDR SDRAM |
|
The V58C2256(804/404/164)SC is a four bank DDR DRAM organized as 4 banks x 8Mbit x 8 (804), 4 banks x 4Mbit x 16 (164) or 4 banks x 16Mbit x 4 (404). |
| 2007-06-18 |
PowerQUICC DDR2 SDRAM controller register setting considerations |
|
This document expands on the description of the DDR2 memory controller programmable registers in the reference manuals for Freescale's PowerQUICC processors. |
| 2007-05-31 |
FPGA kits streamline DDR2 SDRAM devt |
|
Xilinx Inc. rolls its low cost Spartan-3A FPGA development kit for DDR2 SDRAM interfaces, the Virtex-5 FPGA development platform (ML-561) for multiple high-performance memory interfaces (I/Fs) and the memory interface generator (MIG) software version 1.7 |
| 2007-05-02 |
16Mbit SDRAM design cuts SiP/MCP costs |
|
Inapac Technology is sampling a 16Mbit SDRAM design that enables SiP and MCP producers to minimize cost of ownership while achieving production quality and reliability |
| 2007-04-16 |
ARM PrimeCell MPMC (PL172) register setting for mobile SDRAM |
|
This application note will guide you to set up the registers for address mapping, MRS and EMRS of Mobile SDRAM using ARM PrimeCell MPMC (PL172). It describes how to calculate register values by different memory densities. This will be helpful to mobile system software engineers |
| 2007-04-10 |
Atmel claims 'lowest-power' 32bit flash MCUs with Ethernet, USB OTG |
|
Atmel has announced what it claims is the industry's lowest power 32bit flash MCUs with embedded 10/100 Ethernet MAC, a full-speed USB 2.0 with OTG and an SRAM/SDRAM external bus interface |
| 2007-04-02 |
Reference system: MCH OPB DDR SDRAM with OPB Central DMA |
|
This application note describes how to set up MicroBlaze parameters for caching, the clocking structure for the MCH OPB DDR SDRAM, and parameters for OPB burst transactions from the OPB Central DMA controller. This reference system is targeted for the Xilinx SP305 Spartan-3 development board |
| 2007-04-02 |
Reference system: MCH OPB SDRAM with OPB central DMA |
|
This application note describes how to set up the parameters for the MicroBlaze processor, the MCH OPB EMC and the OPB Central DMA controller. This reference system is targeted for the Memec Virtex-II Pro 2VP7-FG456 demo board. |
| 2007-03-19 |
Hynix claims 'fastest' 512Mbit mobile DDR SDRAM |
|
Hynix Semiconductor Inc. claims it has developed the industry's fastest 185MHz 512Mbit mobile DDR SDRAM with error correction code |
| 2007-03-16 |
Lattice offers 533Mbps DDR2 SDRAM controller IP |
|
Lattice Semiconductor offers the highest possible data rate for a low-cost FPGA with the introduction of the industry's first 533Mbps DDR2 SDRAM controller IP core |
| 2007-03-12 |
DDR SDRAM controller using Virtex-4 FPGAs |
|
This application note describes a DDR SDRAM controller implemented in a Virtex-4 XC4VLX25 FF668 -10C device. This implementation uses direct clocking for data capture and an automatic calibration circuit to adjust delay on the data lines. DDR SDRAM devices are low-cost, high-density storage resources that are widely available from many memory vendors. This reference design has been developed using both SDRAM components and DIMMs |
| 2007-03-05 |
Design guidelines for implementing external memory interfaces in Stratix II and Stratix II GX devices |
|
Stratix II offers support for double data rate (DDR) memories, such as DDR2/DDR SDRAM, QDRII+/QDRII SRAM, and RLDRAM II interfaces. Applications with these memory interfaces include PCs, embedded processing, image processing, storage, communications, and networking |
| 2007-03-05 |
Design guidelines for implementing DDR and DDR2 SDRAM interfaces in Stratix III devices |
|
Although DDR2 SDRAM is currently the more popular SDRAM, designers looking to save system power and increase system performance should consider using DDR3 SDRAM |
| 2007-03-05 |
Dual DIMM DDR2 SDRAM memory interface design guidelines |
|
As applications become more demanding, deeper memory is required leading to the need for more than one DIMM memory configuration. This application note focuses on the system implementation of a dual unbuffered DIMM DDR2 SDRAM memory interface, operating at 267MHz/533Mbps |
| 2007-02-05 |
SH7641 Series: SDRAM interface |
|
This application note describes examples of interfaces between the MCU of the SH7641 SH3-DSP and external memory (SDRAM |
| 2007-01-24 |
Mosaid touts first 65nm memory controller IP |
|
Mosaid Technologies announced what it called the industry's first complete DDR SDRAM controller and interface IP, as well as fractional PLL IP, in 65nm process technology |
| 2006-11-02 |
MCUs offer access to high-capacity external storage |
|
Atmel's SAM7SE MCUs are said to be the only ARM7-based MCUs to include an external bus interface that provides access to massive amounts of external NAND Flash, SDRAM, CompactFlash, SRAM and ROM storage |
| 2006-10-25 |
Winbond unrolls three SDRAM product series |
|
Winbond has announced its latest range of SDRAM products¡ª the 64Mbyte W9864 series, the 128Mbyte W9812 series and the 256Mbyte W9825 series |
| 2006-10-16 |
DDR2 SDRAM interfaces for next-gen systems |
|
Designing for DDR2 SDRAM interfaces involves many challenges, but emerging FPGA-based memory interface solutions are being developed to provide a robust solution that meets the industry's performance needs |
| 2006-09-29 |
Hynix's Wuxi facility preps for DDR2 production |
|
Hynix Semiconductor's in Wuxi, mainland China is reportedly fully prepared to take on DDR2 production after it has successfully posted yields on SDRAM production |
| 2006-09-15 |
512Mbyte DDR SDRAM suits high-reliability apps |
|
White Electronic Designs' SDRAM is organized as 64M x 72, packaged in a 25-by-32mm, 800mm2, 219 plastic BGA, which is suitable for high-reliability applications |
| 2006-08-31 |
SDRAM memory controller targets streaming video apps |
|
Targeting streaming video applications, Microtronix's multiport SDRAM memory controller IP core supports up to 1024 x 768 (true color) 32bit display resolution |
| 2006-08-16 |
Finding the right mem for your handset design |
|
This article provides memory recommendations for basic, feature-rich and smart cellphone designs. It discusses memory options including SRAM, PSRAM and Mobile SDRAM, and examines how density, system architecture, caching and burst operation specifications affect your design decision |
| 2006-07-27 |
ARM releases next-gen DDR memory solutions |
|
The new ARM Velocity DDR products are compliant with JEDEC standards for DDR, DDR2, Mobile DDR and GDDR3 SDRAM and support standard CMOS processes on 130-, 110-, 90- and 65nm nodes for leading foundries |
| 2006-07-18 |
1GByte DDR2 SDRAM targets high-speed, -density apps |
|
White Electronic Designs' 1GByte DDR2 SDRAM Registered SO-DIMM with PLL claims improved performance in high-speed, high-density applications such as servers and workstations |
|
|
|
|
|Electronic Components|Computer Products|Trade Show Center|China Sourcing Fairs
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment