Global Sources
EE Times-Asia
EE Times-Asia Home > Search results:

PCIe

 
Use EE Times-Asia online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
 
Search within these results   Submit Query
 
EE Times Asia - total search 20 articles sort by date sort by relevance
Optimize system performance with PCIe 2008-05-16
PCIe 2.0 is optimizing system performance in many ways. However, long read response latencies that reduce aggregate I/O performance can occur in host-centric PCIe systems when even a single endpoint reads ahead very aggressively to ensure it is never "starved" for data. PCIe Gen 2 switches feature Read Pacing to prevent this kind of performance degradation  
Test your products for PCIe compliance, interoperability 2007-05-16
Compliance workshops include training sessions on latest PCIe specifications, compliance testing for products, and interoperability testing of PCI products with other member products  
Solving PCIe compliance, interoperability issues 2008-02-01
Since its inception more than five years ago, PCIe technology has become the dominant interconnect protocol across virtually all market segments. There are many challenges involved in verifying device compliance and interoperability. This article discusses these challenges, and proposes the Denali Puresuite Sofwtare Solution as the answer to them  
Building PCIe endpoint devices with FPGAs 2007-12-03
This article will review the factors for building single-chip x4- and x8-lane PCIe designs with the latest FPGA technology  
Pick the right bus for your apps 2006-08-01
Engineers should consider key bus attributes such as latency, bandwidth, software support, distance support and availability when determining the appropriate bus for an application. PCIe is particularly well-suited for test and measurement. USB provides widespread availability and easy-to-use plug and play capabilities while LAN is appropriate for distributed applications with modest throughput requirements  
Optimize I/O expansion in workstations 2007-12-17
PCIe switches and PCI-to-PCIe bridges can help get beyond many of the workstation I/O limitations. Steve Moore of PLX Technology invites us to explore how these devices can be used to optimize I/O expansion in high-performance workstations  
Moving forward with hardware emulation 2007-12-17
Sun Microsystems shares the experience of using latest generation hardware-based verification systems to develop its recently launched Ultrasparc T2 processor.  
New formula to speed up PCB designs 2008-05-16
PCB designers need a methodology that helps them avoid design iterations between the design and layout stages, or finding issues with the board in the lab with a physical prototype. Hemant Shah of Cadence Design Systems discusses how a "correct-by-construction" PCB layout methodology can help PCB designers shorten their design cycle.  
Overcome challenges of ASIC/SoC prototyping with FPGAs 2011-10-24
Learn about FPGA-based prototyping and the various factors that must be taken into account to successfully implement a prototyping strategy.  
Will SSD go the distance? 2011-11-23
Here's an overview of the SSD technology and how vendors have been able to improve its endurance and reliability to a level that meets enterprise requirements.  
Pros and cons of different high speed digital tests 2011-10-10
Here's a discussion on the relative merits and demerits of high speed digital test approaches and dynamic protocol reconfiguration.  
Address challenges in 40G/100G SerDes design, implementation 2011-11-17
Read about the various aspects of SerDes design such as transmit/receive portions.  
Signal integrity issues at 10 Gbit/sec and beyond 2011-10-03
Know the challenges that this high-speed domain brings, as well as basic techniques for addressing them.  
Debugging with high-bandwidth mixed-signal oscilloscopes 2009-12-10
This article highlights a few of the challenges and how mixed-signal oscilloscope (MSO) can overcome these challenges.  
Reduce EMI with proper SI design 2008-04-01
This article provides a summary of the important design considerations and presents an LVDS case study for integrated signal integrity, power integrity, and EMI design.  
Predicting jitter with cable tests 2009-08-19
This article highlights the phenomenon of data jitter caused by conversions between differential and common-mode components of the video signal.  
Impact of 4Gbps FireWire on industrial apps 2012-01-18
Find out how FireWire paves the way for more advances in industrial applications.  
Use modular instruments for A/V test 2007-03-01
This article describes how modular instrumentation allows for the development of scalable solutions for A/V test that integrate the functionality from a slew of instrumentation suppliers while lowering cost and increasing efficiency.  
Scalable approach to fabric interface controllers 2006-03-16
System modularity demands a common interconnect to support the seamless integration of silicon and/or subsystems in multiple apps.  
Virtual instrumentation for different apps 2006-07-17
As a standard platform for test and measurement applications, PXI takes advantage of commercial technologies to help increase the performance and lower the cost of test systems  


Interview

NXP CTO reveals HPMS strategy

NXP Semiconductors CTO René Penning De Vries discusses with EE Times Asia how high performance mixed signal technology can shape the future.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top