Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > jitter

jitter Search results

 
 
total search261 articles
2003-05-22 Zarlink analog PLL has six ultra-low jitter clocks
The ZL30406 analog PLL from Zarlink Semiconductor has six low-jitter output clocks for optical line cards that is claimed by the company to allow designers to shrink size, cost, and power of line card timing designs.
2006-01-20 XFP transceiver IC features jitter attenuating capability
Silicon Laboratories announced what it touts as the industry's first 10Gbps XFP transceiver IC with integrated jitter attenuating capability on both transmit and receive data paths.
2012-01-10 What is oscilloscope jitter spec
Oscilloscope's jitter specifications will not only ensure you select the right oscilloscope, but also enable more accurate measurements and faster time-to-market.
2010-08-09 Waveform generators claim lowest distortion, jitter
Agilent's function/arbitrary waveform generators offer <40ps jitter and THD of .04 percent; 250MSps, 16bit sampling rate; true point-by-point arbitrary waveforms; and USB and LAN connectivity.
2008-09-16 Video clock reference design augments jitter performance
National Semiconductor Corp. highlights a new video clock reference design, now available as a module for the Xilinx ML571 serial digital video development board.
2002-07-30 Vectron frequency translator has 4.7ps rms jitter
The FX-700 crystal-based frequency translator from Vectron International exhibits an rms jitter of 4.7ps from 8kHz to 77.76MHz.
2006-09-13 VCSO suits telecom apps with low jitter requirements
Crystek has unveiled a 622.08MHz VCSO designed for high performance PLLs and suitable for telecommunications applications with low jitter generation requirements.
2008-04-22 VCSO has expanded frequency range, ultralow jitter
The VS-705 VCSO from Vectron International delivers new and improved features including an expanded frequency range and power management capabilities that support "green" initiatives.
2006-01-17 VCSO delivers low noise, low jitter
Crystek Crystals introduced a 1GHz voltage controlled saw oscillator that is said to deliver low noise, low jitter and a true sinewave output for a variety of apps.
2008-06-03 Valpey's attenuators set ultralow jitter performance
Valpey Fisher's two recent jitter attenuators are very much suitable for synchronous Ethernet applications. With less than 0.4dBc of jitter peaking both the VFJA910 and VFJA911 allow for cascading multiple stages within the network.
2007-05-04 Using the CDCL6010 as a frequency synthesizer and jitter cleaner
This application report provides general guidelines for using the Texas Instruments' 1.8V LVDS/LVCMOS clock receiver CDCL6010 as a frequency synthesizer and/or jitter cleaner. This report reviews the basic device functionality and most efficient methods of use. The document also includes a detailed discussion of generating multiple frequencies with a common input frequency as well as a practical example of this technique. The report concludes with a brief description of recommendations on line terminations and power supply decoupling.
2010-01-27 Understanding the different types of clock jitter
Clock jitter is deviation of a clock edge from its ideal location. Here's a discussion of the different types of clock jitter.
2004-07-01 Understanding phase noise and jitter
Key issues in analog designs like phase noise and jitter are becoming critical to digital chips and boards.
2005-06-01 Understanding jitter requirements of PLL-based processors
This app note describes jitter issues of the clock from which PLL-based processors derive timing.
2002-01-21 TQS driver amplifier features low jitter and <15ps edge rates
Specifically designed for high-speed optical network applications, the TGA4802 modulator driver amplifier from TriQuint Semiconductor Inc. features low additive jitter and edge rates of <15ps.
2003-09-01 TLSI crystal oscillators exhibit low-jitter
TLSI has introduced the T73227 and T83027 high-precision VCXO clock generator ICs that are designed to exhibit low-jitter and low phase noise performance.
2014-07-31 Timing IC integrates clock generators, jitter attenuators
The chips provide an I2C-configurable platform featuring a combination of frequency translation capabilities and <100fs RMS jitter performance, significantly reducing BOM cost and design complexity.
2007-06-22 TI rolls out low-jitter network clock generator
TI has developed a femtosecond performance clock generator especially targeted for networking designs.
2008-07-14 TI rolls 16bit single-channel ADC, low-jitter clock
Texas Instruments Inc. has introduced a 16bit, single-channel, 135MSps ADC and a low-jitter clock synthesizer.
2005-03-08 TI oscillator buffers save space, minimize jitter
Texas Instruments introduced eight new high gain output oscillator buffers that enable designers to save space while also minimizing jitter and power consumption.
2005-07-01 TI offers new jitter cleaner with 'lowest phase in class noise'
Texas Instruments Inc. recently unveiled a clock synthesizer and jitter cleaner that offers one of the lowest phase noise and jitter in its class. According to the company, this new product addresses customers' growing requirement for higher performance and increased design flexibility in applications such as 2.5G/3G wireless base stations, data communications, medical imaging, and test and measurement.
2002-12-05 TI LVDS translators tout jitter, power performance
Texas Instruments has announced the availability of LVDS translators that feature lower jitter and power consumption.
2007-07-16 TI clock generators offer low jitter performance
TI has introduced a family of highly programmable, one-to-four PLL clock generators that deliver very low jitter at 60ps typical for consumer applications.
2002-02-06 Tektronix releases world's first digital jitter analysis module
Claimed to be the world's first digital jitter analysis module, the OTS9200 is aimed at reducing the time per test and accelerate the production of 10Gbps SONET/SDH equipment for metro networks.
2009-10-23 Techniques for evaluating deterministic jitter
This article discusses the effects of power supply noise interference on PLL-based clock generators and describes measurement techniques for evaluating the resulting deterministic jitter.
2002-06-26 TDK LIUs integrate programmable jitter attenuator
TDK Semiconductor Corp.'s family of single-chip, multichannel DS3/E3/STS-1 LIUs integrates a programmable jitter attenuator that enables the devices to meet E3/T3 jitter standards.
2013-07-08 SyncE timing chips boast phase jitter below 300fs RMS
The IDT 82V3910 and 82V3911 are low-jitter, highly-versatile SyncE network timing solutions optimised for use in 10GBASE-R/10GBASE-W and 40GBASE-R applications.
2002-11-25 Surface-mount oscillator boasts low offset jitter
MF Electronics' surface-mount R2950 clock oscillator is designed for advanced portable, wireless, and SONET systems.
2004-11-02 Solution provides ITU-T O.172 jitter accuracy maps, NG SONET capability
Agilent announced what it claims as the first test solution to provide repeatable jitter with ITU-T O.172 jitter accuracy maps and advanced NG SONET capability.
2005-05-16 Signals predict Serdes jitter behavior
By measuring and characterizing a series of jitter response curves, it is possible to anticipate jitter frequency sensitivity
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

 
 
Back to Top