total search231 articles
| 2009-08-25 | Debug chip designs with FPGA-powered emulators Creating a hardware emulation system is no easy task. Emulation systems must be easy to program, reliable and affordable. |
| 2008-12-05 | Debug API spec for Power Architecture released Power.org has released Version 1.0 of its common debug API specification, which is designed to simplify the debugging process by establishing common ground in communication protocols between development tools and embedded devices. |
| 2003-08-01 | Data flow must be 'seen' in router debug Debugging a prototype of a router based on a network processor requires visibility into the details of the data flow through the various sub-systems. |
| 2011-10-04 | Boundary scan test debug Read the about the characteristics of a good boundary scan test setup. |
| 2001-08-01 | Board simulation expands debug scope The paper provides a basic tutorial on board simulation and explains its advantages in improving debugging early in the design stage. |
| 2003-09-22 | Atmel MCUs offer on-chip debug capability Atmel Corp. has announced two new members of its tinyAVR Flash microcontroller family with on-chip debug capability. |
| 2005-09-01 | Analysis tools speed up design debug, verification Learn about developments in logic analyzers that open up new dimensions in speed and performance |
| 2002-10-09 | Agilent, Xilinx team on in-system debug of FPGAs Xilinx Inc. and Agilent Technologies Inc. have teamed up to make in-system debugging of Xilinx FPGA designs a bit easier. |
| 2004-01-26 | Agilent analysis probe allows design, debug operations Agilent Technologies has introduced what it claims as the industry's first interposer analysis probe for next-gen double data rate 2 SDRAM buses. |
| 2013-02-15 | Accelerate tester-based silicon debug (Part 2) Learn about a detailed check list of must-do practices during verification for testing. |
| 2013-02-08 | Accelerate tester-based silicon debug (Part 1) Learn about the silicon test and debug phases an SoC must undergo, as well as the techniques and tools available to the test engineer. |
| 2007-11-16 | 8bit MCUs combine CAN interface, EEPROM, debug tools Freescale has unveiled the S08D family of 8bit MCUs, touted to be first to integrate a CAN interface, EEPROM and on-chip emulation/debug tools. |
| 2004-03-08 | Xilinx rolls out latest FPGA design tool version Xilinx has release the latest version of its real-time debug and verification software for FPGA design. |
| 2002-07-16 | Watertek to distribute ARM development tools Watertek will distribute ARM's range of RealView development tools which include software debug and analysis tools, as well as development platforms for the ARM microprocessor cores. |
| 2012-12-19 | Virtual prototype for Android HW-SW dev't (Part 3) Know how to combine the use of the Synopsys VDK with Android's Hardware Abstraction Layer to aid in integrating the sensor further up the device software stack. |
| 2012-10-11 | Verification debugger cuts op'n time by 40% The Incisive Debug Analyser allows users to step forward or backward through their hardware verification language (HVL) and hardware description language (HDL). |
| 2011-05-05 | Validation software offers synchronized view Veridae introduces its Corus suite that offers synchronized view of all systems, not only in serial I/O, busses and software code, but as well as inside the FPGA. |
| 2010-09-15 | Touch design suite speeds up time to market Atmel's QTouch Studio 4.3 simplifies design of touch systems and adds useful validation tools |
| 2003-11-05 | Tools target homegrown versions of Linux Homegrown Linux will get some decidedly commercial attention with TimeSys Corp.'s release of a software toolset aimed at developers of roll-your-own Linux-based systems. |
| 2007-01-10 | Tool claims breakthrough in ASIC debugging Claiming a breakthrough in ASIC debugging, Synplicity will release details about TotalRecall, which it says will bring full debug visibility to FPGA prototypes used for ASIC verification. |
| 2004-06-16 | TMS320C671x/TMS320C621x EDMA performance data The enhanced DMA (EDMA) controller of the TMS320C621x/TMS320C671x devices is a highly efficient data transfer engine, capable of maintaining transfers at up to 1,800MBps at a 225MHz CPU clock frequency. This app note details actual bandwidth achieved under various operating conditions. |
| 2004-06-16 | TMS320C64x EDMA performance data The enhanced DMA controller of the TMS320C64x device is a highly efficient data Transfer engine, capable of maintaining transfers at up to 2.4GBps at a 600MHz CPU clock frequency. This app note details measured bandwidth achieved under various operating conditions. |
| 2004-06-16 | TMS320C6410/C6413 DSP hardware design guide The DSP Hardware Design Guide (DHDG) is a collection of the most commonly used technical documentation, models and FAQs for DSP hardware system designers. |
| 2004-06-16 | TMS320C621x/TMS320C671x EDMA architecture The enhanced DMA (EDMA) controller of the TMS320C621x/TMS320C671x device is a highly efficient data transfer engine. To maximize bandwidth, minimize transfer interference, and fully utilize the resources of the EDMA, it is crucial to understand the architecture of the engine. |
| 2004-06-16 | TMS320C6000 EMIF to USB interfacing using Cypress EZ-USB SX2 This app note describes a glueless interface between a Texas Instruments TMS320C6416 DSP reference board and a Cypress CY7C68001 (EZ-USB SX2__) USB device. |
| 2004-06-16 | TMS320C6000 EDMA I/O scheduling and performance This app note details how to summarize, analyze and schedule system traffic to produce efficient enhanced DMA designs. |
| 2010-11-04 | Test coverage analysis tool features yield estimation ASTER's TestWay Express now allows estimates for new product yields |
| 2003-09-24 | Teseda takes part of LVReady program Teseda Corp. has joined the LogicVision Ready Partner Program, to deliver a low-cost design debug and validation solution. |
| 2005-08-01 | System-level multicore debugging made easy Virtual system prototypes outdo traditional ISS models in multicore SoC designs |
| 2003-09-15 | SynTest appoints Logicad as distributor in India SynTest Technologies Inc., a provider of design-for-test (DFT) technology, has signed Logicad Technologies as its distribution partner for India. |
Tech Watch
Research reveals self-assembling super-nano plastic fibers
The researchers studied a material made from copper and selenium that exhibits liquid-like behaviors due to...
Search EE Times Asia
