Programmable Logic: [FPGAs/PLDs/Application Notes][Page 3] News, Tech Articles, App Notes

Top story Articles

Application Notes (Sorted By Date)

Ceramic column grid array (2008-10-01)
Implementing a brushless DC motor controller on an IGLOO FPGA (2008-10-01)
In-system programming ProASICPLUS devices (2008-09-25)
Programming antifuse devices (2008-09-25)
Migrating designs in ProASIC3 devices from higher-density to mid-density devices (2008-09-25)

Signal Integrity: Tips and Tricks (2008-09-25)
Get your priorities right: Make your design up to 50% smaller (2008-09-24)
Get smart about reset: Think local, not global (2008-09-23)
Advanced security schemes for Spartan-3A/3AN/3A DSP FPGAs (2008-09-22)
M2C-accelerator facilitates model-based design (2008-09-19)

Using MATLAB to Create IP for System Generator for DSP (2008-09-18)
Embedding high-performance, low-cost DSP functions (2008-09-17)
Bulletproof configuration guide for Spartan-3A FPGAs (2008-09-16)
Indirect programming of SPI Serial flash PROMs with Spartan-3A FPGAs (2008-09-16)
Two-dimensional rank order filter (2008-09-16)

Interfacing Xilinx FPGAs to TI DSP Platforms using the EMIF (2008-09-16)
Managing ground bounce in large FPGAs (2008-09-15)
Power distribution system (PDS) design: Using bypass/decoupling capacitors (2008-09-15)
Viterbi decoder block decoding - Trellis termination and tail biting (2008-09-15)
Using a microprocessor to configure Xilinx FPGAs via Slave Serial or SelectMAP Mode (2008-09-13)

J Drive: In-System Programming of IEEE Standard 1532 Devices (2008-09-13)
Inverting LVDS Signals for Efficient PCB Layout in Spartan-3 Generation FPGAs (2008-09-13)
Multiple-boot with Platform Flash PROMs (2008-09-13)
Using Suspend Mode in Spartan-3 Generation FPGAs (2008-09-13)
Spread-spectrum clocking reception for displays (2008-09-12)

Video connectivity using TMDS I/O in Spartan-3A FPGAs (2008-09-12)
Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O Pins on Spartan-3 Generation FPGAs (2008-09-12)
Custom PCI timing budgets for Spartan-3 Generation FPGAs (2008-09-12)
XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide (2008-09-11)
Extended Spartan-3A family overview (2008-09-11)

CPLD timing (2008-09-05)
Powering CoolRunner-II CPLDs (2008-07-25)
Managing power in FPGAs and other devices using CoolRunner-II CPLDs (2008-07-25)
XPLA3 I/O cell characteristics (2008-07-24)
Using a Xilinx CoolRunner-II CPLD as a data stream switch (2008-07-24)

Xilinx in-system programming using an embedded microcontroller (2008-06-09)
Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O pins on Spartan-3 Generation FPGAs (2008-05-26)
Spartan-3A DSP S3D1800A starter platform features and functions (2008-05-26)
Custom PCI timing budgets for Spartan-3 generation FPGAs (2008-05-26)
Powering and configuring Spartan-3 Generation FPGAs in compliant PCI applications (2008-05-26)

Spartan-3A DSP FPGA Video Starter Kit (2008-05-26)
Quartz crystal oscillator implementation with PolarPro and Eclipse II (2008-05-23)
Interfacing LVPECL devices to QuickLogic Eclipse and Eclipse-II FPGAs (2008-05-22)
Micron ECC module for NAND flash via Xilinx Spartan-3 FPGA (2008-05-13)
LM1771 and LM3880 based FPGA power supply reference design (2008-03-17)

Powering FPGAs using LM201xx PowerWise synchronous buck regulators (2008-02-08)
Designing home appliances with FPGAs (2007-07-17)
Designing and using FPGAs for double-precision floating-point math (2007-07-16)
High-speed ADC THS1041and FPGA interface considerations (2007-05-04)
Using the OPB EPC with the SMSC LAN 91C111 controller (2007-04-16)

390 Records, Total 8 Page, The 3 Page

1 • 2 • 3 • 4 • 5 • 6 • 7 • 8

Top10 Article

eMedia Asia	EE Times - India\|\|\|
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN