EDA/IC Design   Home / EDA/IC Design

Bits and bytes

Valuing substrate parasitics in RFIC designs
Often, there is a need to simulate RFIC designs with substrate parasitics to accurately represent high-frequency effects in actual silicon. Generally, parasitics appear from a chip's surface layers, especially from metallization routing and coupling, or from the RC parasitics of the silicon substrate.


Technical Archives (Sorted By Date)

First Page Previous Page 1 • 2 • 3 • 4 • 5 • 6 Next Page Last Page
Highly Recommended Articles

Go to top