|
|||||||||
New Products (Sorted By Date)
- Free circuits await LTE base stations on FPGA (2008-11-26)
- New tech responds to 40nm, 65nm design needs (2008-11-17)
- Verification IP eases USB 3.0 dev't (2008-11-13)
- Modules simplify configuration processes (2008-11-12)
- Improved adapters, VIP comply with system app needs (2008-11-06)
- SoC Designer brings customized platform solutions (2008-11-05)
- EM design platform hastens circuit development (2008-11-04)
- Simulation tech enhances mixed-signal designs (2008-11-04)
- 3G dev kit eyes TI OMAP35x, Windows CE 6 (2008-11-04)
- Actel boasts compact, low-cost FPGAs (2008-11-03)
-
LCD TV design solution achieves 90% efficiency
(2008-10-31)
- Ziptronix heralds 3-D chip stacking technique (2008-10-31)
- Advanced Simulink tool delivers customized designs (2008-10-30)
- Reference tool hastens production of media devices (2008-10-29)
- Simulation tool upgrades multicore architectures (2008-10-24)
- Programming tools ease parallel data constructs (2008-10-23)
- Parallel tech simplifies system analysis, task execution (2008-10-16)
- File translation flies via high-frequency PCB co-design (2008-10-16)
-
S2C exhibits logic accessory modules at SoCIP 2008
(2008-10-13)
- New language tool allows reusable model designs (2008-10-13)
- ARM tool upgrades env't validation for Web apps (2008-10-10)
-
ARMv8 instruction set to comply with future processors
(2008-10-08)
- Mobile WiMAX SoC responds to base stations' needs (2008-10-06)
-
Synopsys heralds 2-3x speed boost with IC Compiler release
(2008-10-06)
- Simulator ensures better mixed-signal circuits (2008-09-30)
- Development kit propels Software Defined Silicon designs (2008-09-30)
- Sensor design tool speeds up data conversion design (2008-09-29)
- Mentor extends synthesis support for new Xilinx FPGAs (2008-09-29)
- Integrated PSoC, nvSRAM secure updated data logging (2008-09-25)
- Synopsys ventures on analog/mixed-signal tools (2008-09-25)
- Tensilica users receive IP core supports from Aftek (2008-09-25)
- Integrated CAD tool system eases project execution (2008-09-23)
- LabVIEW driver eases interface with monitoring tools (2008-09-22)
- Bi-directional ECAD-MCAD offers collaboration capability (2008-09-22)
- 1.5GHz FPGAs target ASIC sockets in complex systems (2008-09-18)
- ESL EDA platform slashes design time in half (2008-09-18)
- Mentor, Cadence hoist verification to a new stature (2008-09-16)
- Design kit eases signal interface between DACs, amps (2008-09-12)
- ispLEVER service pack to enhance designer's creativity (2008-09-12)
- ADI optimizes image quality, power efficiency of ultrasound devices (2008-09-11)
- Tool eases design, signal testing of digital radio (2008-09-11)
-
Spartan-3A FPGA evaluation kit gets an upgrade
(2008-09-11)
- OpenSPARC evaluation platform is rich in features (2008-09-11)
- Delay generator has eight timing channels (2008-09-09)
- Board touts rapid evaluation, prototyping (2008-09-08)
-
IP core enhances capacity of next IEEE standard
(2008-09-05)
- Design tool shortens programming of mixed-signal devices (2008-09-01)
- Design tools support new ultralow power CPLDs (2008-08-29)
- Cadence tool steps up IC package, SiP designs (2008-08-27)
- Magma cuts porting time of analog mixed-signal designs (2008-08-27)
|
|||||||||||||||
|
|||||||||||||||








