|
|||||||||
|
|||||||||
|
|||||||||
Market Watch
New Products (Sorted By Date)
- Programming tools ease parallel data constructs (2008-10-23)
- Parallel tech simplifies system analysis, task execution (2008-10-16)
- File translation flies via high-frequency PCB co-design (2008-10-16)
-
S2C exhibits logic accessory modules at SoCIP 2008
(2008-10-13)
- New language tool allows reusable model designs (2008-10-13)
- ARM tool upgrades env't validation for Web apps (2008-10-10)
-
ARMv8 instruction set to comply with future processors
(2008-10-08)
- Mobile WiMAX SoC responds to base stations' needs (2008-10-06)
-
Synopsys heralds 2-3x speed boost with IC Compiler release
(2008-10-06)
- Simulator ensures better mixed-signal circuits (2008-09-30)
- Development kit propels Software Defined Silicon designs (2008-09-30)
- Sensor design tool speeds up data conversion design (2008-09-29)
- Mentor extends synthesis support for new Xilinx FPGAs (2008-09-29)
- Integrated PSoC, nvSRAM secure updated data logging (2008-09-25)
- Synopsys ventures on analog/mixed-signal tools (2008-09-25)
- Tensilica users receive IP core supports from Aftek (2008-09-25)
- Integrated CAD tool system eases project execution (2008-09-23)
- LabVIEW driver eases interface with monitoring tools (2008-09-22)
- Bi-directional ECAD-MCAD offers collaboration capability (2008-09-22)
- 1.5GHz FPGAs target ASIC sockets in complex systems (2008-09-18)
- ESL EDA platform slashes design time in half (2008-09-18)
- Mentor, Cadence hoist verification to a new stature (2008-09-16)
- Design kit eases signal interface between DACs, amps (2008-09-12)
- ispLEVER service pack to enhance designer's creativity (2008-09-12)
- ADI optimizes image quality, power efficiency of ultrasound devices (2008-09-11)
- Tool eases design, signal testing of digital radio (2008-09-11)
-
Spartan-3A FPGA evaluation kit gets an upgrade
(2008-09-11)
- OpenSPARC evaluation platform is rich in features (2008-09-11)
- Delay generator has eight timing channels (2008-09-09)
- Board touts rapid evaluation, prototyping (2008-09-08)
-
IP core enhances capacity of next IEEE standard
(2008-09-05)
- Design tool shortens programming of mixed-signal devices (2008-09-01)
- Design tools support new ultralow power CPLDs (2008-08-29)
- Cadence tool steps up IC package, SiP designs (2008-08-27)
- Magma cuts porting time of analog mixed-signal designs (2008-08-27)
-
Fresco Logic showcases speedy USB 3.0
(2008-08-26)
- ARM offers free download of SoC Designer v7.1 (2008-08-25)
- JTAG boosts boundary-scan offering with latest release (2008-08-22)
- Imperas rolls MIPS-verified IP models free of charge (2008-08-21)
- On-demand service caters to design engineers (2008-08-19)
- Analog IP secures validation for Common Platform tech (2008-08-19)
- Intel divulges Larrabee details (2008-08-19)
-
DDR IP solutions speed up SoC design operation
(2008-08-18)
-
IP camera design optimizes powerful processor
(2008-08-18)
- IP cores boost functionality in consumer apps (2008-08-15)
-
Startup streamlines design path to 10GbE
(2008-08-15)
- Dev't kit rolls for 2.4GHz wireless apps (2008-08-13)
- Devices simplify chip insertion in 40GHz sockets (2008-08-13)
- RIO devices improve embedded control system (2008-08-11)
- Driver chip aids rapid data processing in handsets (2008-08-08)
|
|||||||||||||||
|
|||||||||||||||
 |
Resource Center
- [NI] Wi-Fi DAQ Guided Tour
- [Cypress] PowerPSoC 101: Intro to Power Converters
- [Cypress] In-System Serial Programming (ISSP) Protocol for CY8C21xxx, CY8C22xxx, CY8C24xxx, CY8C24xxxA, CY8C27xxx - AN2026a
- [Cypress] Sensing - Pyroelectric Infrared Motion Detector, PSoC® Style - AN2105 Updated
- [Cypress] CyFi 101: Introduction to CyFi Low-Power RF
- [Cypress] Frequency Margining with Flexo: What it is and How it is Used - AN52133
- [NI] Considering FPGA Technology for your Application?
- [Cypress] Introducting Flexo
- [Cypress] Multi-Touch All-Point Touchscreens: The Future of User Interface Design
- [Cypress] Implementing White LED Driver using PSoC with Ambient Light Sensor Interface - AN52581
Top Ranked Articles
- IP core supports Serial RapidIO 2.1
- Linking or selecting scan ports with BSCAN2
- Analysis: Change is in the wind at SMIC
- Land grid array (LGA) package rework
- Low-power IP camera ref design delivers 30fps
- Revised crosstalk-aware routing offers better optimized design
- Freescale, Synopsys extend verification tie-up
- 0.11µm 30V process trims costs
- Mentor, Aeroconseil partner for China aviation
- Assembly guidelines for MicroFET-6 packaging
