EDA/IC Design   Home / EDA/IC Design

Bits and bytes

Valuing substrate parasitics in RFIC designs
Often, there is a need to simulate RFIC designs with substrate parasitics to accurately represent high-frequency effects in actual silicon. Generally, parasitics appear from a chip's surface layers, especially from metallization routing and coupling, or from the RC parasitics of the silicon substrate.

News & Trends (Sorted By Date)

First Page Previous Page 41 • 42 • 43 • 44 • 45 • 46 • 47 • 48 • 49 • 50 • 51 • 52 • 53 • 54 • 55 • 56 • 57 • 58 • 59 • 60 Next Page Last Page
Highly Recommended Articles
•
•
•
•
•

Go to top