Video/Audio - VSP1021 Home / Datasheet / Video/Audio / VSP1021


( File format: PDF, 326 KB )
VSP1021: 3-V, 10-Bit, 21-MSPS, Low-Power Area CCD Analog Front End (Rev. C)
Texas Instruments

Description
The VSP1021 device is a highly-integrated monolithic analog-signal processor/digitizer designed to interface the area charge-coupled-device (CCD) sensors in digital-camera and camcorder applications. The VSP1021 device performs all the analog processing functions necessary to maximize the dynamic range, corrects various errors associated with the CCD sensor, and then digitizes the results with an on-chip, high-speed ADC. The key components of the VSP1021 device include: Input clamp circuitry and a correlated double sampler (CDS) Programmable-gain amplifier (PGA) with 0-dB to 36-dB gain range for CCD mode and 0-dB to 12-dB range for video mode Two internal DACs for automatic or programmable optical-black-level and offset calibration 10-bit, 25-MSPS pipeline ADC for CCD mode and a 28-MSPS ADC for video mode Parallel data port for easy microprocessor interface and a serial port for configuring internal control registers Two additional DACs for external system control Internal reference voltages The VSP1021 device is designed using advanced CMOS process and operates from a single 3-V power supply with a normal power consumption of just 95 mW, and 1 mW in power-down mode. High throughput rate, single 3-V operation, very-low-power consumption, and fully-integrated analog-processing circuitry make the VSP1021 device an ideal CCD and video-signal-processing solution for electronic video-camcorder applications. This device is available in a 48-terminal TQFP package and is specified over an operating temperature range of –20°C to 75°C.
Features
10-Bit, 25-MSPS, Analog-to-Digital Converter (ADC) Single Power Supply Operation, 2.7 V to 3.3 V Low Power: 95 mW at 2.7 V, Power-Down Mode: 1 mW Full-Channel Differential-Nonlinearity Error: <±0.5 LSB Typical Full-Channel Intergral-Nonlinearity Error: <±1.5 LSB Typical Dual Input Modes: CCD and Video Programmable-Gain Amplifier (PGA) With 0-dB to 36-dB Gain Range (0.047 dB/Step) for CCD Mode, 0-dB to 12-dB Gain Range (0.047 dB/Step) for Video Mode Serial Interface for Register Configuration Programmable Black-Level and Offset Calibration Analog Gain Implementation With Specified No Missing Code, Even At High Gains Additional Digital-to-Analog Converters (DACs) for External Analog Setting Internal Reference Voltages Programmable Internal-Timing Signal Delays 48-Terminal TQFP Package applications Digital Still Camera Digital Camcorder Digital Video Camera

E-mail this Datasheet to colleague

You are sending the Datasheet:
VSP1021: 3-V, 10-Bit, 21-MSPS, Low-Power Area CCD Analog Front End (Rev. C)( File format: PDF, 326 KB )

Your Colleague's e-mail address:   
Your e-mail address: *   
 
Comment:
 
Related Datasheets
Part Number Description Category
•  TLV990-13 3-V, 10-Bit, 13-MSPS Area CCD Analog Front End Video/Audio
•  TLV990-21 TLV990-21: 3-V, 10-Bit, 21-MSPS Area CCD Analog Front End (Rev. A) Video/Audio
•  TLV990-40 TLV990-40: 3-V, 10-Bit, 40 MSPS Area CCD Analog Front End (Rev. A) Video/Audio
•  VSP1221 12-Bit, 21-MSPS, UltraLow-Power CCD Signal Processor (Rev. A) Video/Audio
•  VSP2101 SpeedPlus™ CCD Signal Processor For Digital Cameras Video/Audio
•  VSP2210 CCD Signal Processor For Digital Cameras Video/Audio
•  VSP2230 CCD Signal Processor for Digital Cameras Video/Audio
•  VSP2264 CCD Signal Processor With Timing Generator For Digital Cameras Video/Audio
•  VSP2267 VSP2267: CCD Signal Processor With Timing Generator For Digital Cameras Video/Audio



As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top