Global Sources
EE Times-Asia
EE Times-Asia Home > Datasheet / ICs, Other (including SoCs/Chipsets) / FPD87346
 
 


( File format: PDF, 105 Kbytes )
Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS™) Outputs
National Semiconductor

Description
The FPD87346 is a timing controller that combines an LVDS single pixel input interface with National's Reduced Swing Differential Signaling (RSDS™) output driver interface for (SVGA) XGA and Wide XGA resolutions. It resides on the TFT-LCD panel and provides the data buffering and control signal generation for (SVGA) XGA, and Wide XGA graphic modes. The RSDS™ path to the column driver contributes toward lowering radiated EMI and reducing system dynamic power consumption. This single RSDS™ bus conveys the 8-bit color data for (SVGA) XGA, and Wide XGA panels at 170 Mb/s when using VESA 60 Hz standard timing.
Features

 • Reduced Swing Differential Signalling (RSDS™) digital bus reduces dynamic power, EMI and bus width from the timing controller
 • LVDS single pixel input interface system
 • Input clock range from 40 MHz to 85 MHz
 • Drives RSDS™ Column Drivers at 170 Mb/s with an 85 MHz clock (Max.)
 • Virtual 8 bit color depth in FRC/Dithering mode
 • Single narrow 9-bit differential Source Driver bus minimizes width of Source PCB
 • Ability to drive (SVGA) XGA and Wide XGA TFT-LCD Systems
 • Failure detect function in DE mode
 • CMOS circuitry operates from a 3.0V-3.6V supply




As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Interview

NXP CTO reveals HPMS strategy

NXP Semiconductors CTO René Penning De Vries discusses with EE Times Asia how high performance mixed signal technology can shape the future.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top