New Products
- FPGA-accelerated platform boasts 2.4µs latency (2013-06-14)
-
Altera sketches 20, 14nm FPGAs plan (2013-06-12)
- Stratix V GX FPGAs added to PCI-SIG integrators list (2013-05-24)
-
Mouser teams up with Maxim, Terasic (2013-05-07)
- Arria V GX FPGA dev kit ready for 4K/8K resolution (2013-04-10)
-
Altera's FPGA first to achieve compliance for PCIe Gen2 (2013-03-20)
-
Xilinx fills ASIC, ASSP gaps for data centres (2013-03-06)
-
Altera's HSR/PRP Reference Design ready for smart grid (2013-03-04)
- FPGA cards target OpenVPX systems (2013-02-18)
-
Xilinx Virtex-7 based FPGA card tooled for OpenVPX (2013-02-15)
-
ISI FPGA Configurator integrates CPLD, 512Mb Flash (2013-02-08)
-
FPGA starter kits speeds product development (2013-02-04)
-
ASIC prototyping platform ready for design partitioning (2013-01-25)
-
Start-up takes FPGA design to the cloud (2013-01-08)
-
Altera rolls 28nm FPGA (2012-10-18)
News & Trends
- Research team improves hexagonal material (2013-06-17)
-
Qualcomm tails Intel as top embedded processor vendor in 2012 (2013-06-05)
-
Altera to buy power SoC firm Enpirion (2013-05-16)
- Exar's Panther security chip ready for Big Data (2013-05-08)
-
Altera forges embedded flash, data centre ties (2013-04-17)
-
TI-powered Moonshot in the works, says HP (2013-04-10)
-
ASIC loses steam, FPGAs add comms cores (2013-03-13)
-
Intel to produce Altera FPGAs via 14nm tri-gate tech (2013-02-27)
-
Imec, Altera expand scope of patterning research (2012-12-21)
-
FDSOI beneficial for FPGAs, says Altera (2012-12-18)
-
Design issues hamper 6 billion FPGA debut (2012-12-06)
- Lattice, Premier Farnell sign franchise agreement (2012-11-14)
- Huawei chooses ASIC over FPGA (2012-11-02)
-
AMD jumps into ARM server chip market (2012-10-31)
-
Altera moves from Cu to optical backplanes (2012-10-05)
Technical Archives
- Enhance functional safety in embedded designs (2013-05-22)
- Parallel FFT for multi-GHz FPGA signal processing (2013-04-26)
- Issues in using 3rd party IP in ASIC/SoC design (2013-03-15)
- Developing video image stabilisation IP for FPGAs (2013-03-07)
- Impact of the Cloud on FPGA design (2013-03-06)
- Implement analogue functions in rugged FPGAs (2013-02-26)
- Solving SoC and FPGA prototyping debug issues (2013-02-06)
- Examine soft-core processors for embedded systems (2013-01-21)
- Implementing asynchronous logic in COTS FPGAs (2013-01-14)
- Easing system simulation with hardware models (2012-12-24)
- Improve efficiency of photovoltaic systems (2012-11-30)
- RTL analysis of FPGA using Grey Cell method (2012-11-28)
- Solve random tests' failure to identify regression (2012-10-31)
- Guide to configuring FPGAs over USB (2012-09-06)
- The significance of JESD204 (2012-08-14)
Application Notes
- Zedboard: Guide to using Analogue Essentials (2013-05-17)
- LX9 and Nexys-3: Guide to using Analogue Essentials (2013-05-14)
- Industrial systems need protection of security ICs (2013-05-09)
- Powering Kintex-7 series FPGA (2013-04-04)
- Using DSSHA1 synthesisable SHA-1 coprocessor (2013-03-20)
- Enable autorestart capability in MAX16046 (2012-05-08)
- Significance of signal chains and PLC (2012-04-20)
- Precision DAC and watchdog boost analog output safety (2012-04-16)
-
Pin FMEA for HEF4000 family
(2011-07-12)
-
Pin FMEA for AUP family (2011-07-11)
-
Reference design for multidrop JTAG multiplexer (2010-12-17)
-
Use QDR II SRAM interface for FPGA (2010-12-15)
-
Use RLDRAM II memory interface for FPGA (2010-12-14)
-
Copy protect FPGA with secure EEPROM (2010-12-13)
-
Perform asynchronous oversampling in FPGA (2010-12-10)
Hot column
Most Popular
Search EE Times Asia
Top Ranked Articles
- Altera sketches 20, 14nm FPGAs plan
- Qualcomm tails Intel as top embedded processor vendor in 2012
- Altera to buy power SoC firm Enpirion
- Mouser teams up with Maxim, Terasic
- Altera forges embedded flash, data centre ties
- TI-powered Moonshot in the works, says HP
- Altera's FPGA first to achieve compliance for PCIe Gen2
- ASIC loses steam, FPGAs add comms cores
- Xilinx fills ASIC, ASSP gaps for data centres
- Altera's HSR/PRP Reference Design ready for smart grid
