Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

Industry analyst sceptical on IBM EUV results

Posted: 05 Aug 2014  Print Version  Bookmark and Share

Keywords:IBM  EUV  scanner  Semiconductor Advisors  wafer 

IBM's most recent test of its extreme ultraviolet lithography (EUV) scanner was met with scepticism from one industry watcher, who said the results were deliberately misleading. IBM called the results as a breakthrough but admitted the test was limited to certain aspects of the EUV system.

IBM announced this week that the ASML NXE3300B scanner installed at its facility in Albany, N.Y., produced 637 wafers in 24 hours at a steady rate of 34 wafers/hour with a light source delivering 44W. Dan Corliss, IBM's EUV development program manager, said the system had a 77 per cent uptime and delivered a 20mJ dose across 83 image fields/wafer with full wafer coverage, including partial die.

But Robert Maire, president of Semiconductor Advisors LLC, took issue with the findings. "It wasn't a real test of EUV printing," Maire said.

The facts are that they used blank wafers with no resist, therefore no images were ever printed. Nothing was processed, nothing was printed and nothing was produced. All that happened was that wafers were moved from the input FOUP to the output FOUP.

In fact IBM in New York didn't even have 637 wafers so they just recycled the same blank wafers through the machine taking them from the output and feeding them back in. The only thing that was proven was that the tool could mechanically move 637 wafers in a day which even a 30 year old stepper can easily do. The other problem conveniently left out is that the quoted "exposure" level of 20mJ is not adequate with current resist technology to actually produce a usable image.

Maire also said the 14 per cent increase in ASML's stock price after the news was the motivation for the announcement. "Both IBM and ASML are obviously desperate for some good news."

In a blog, IBM's Corliss responded to criticism of the test.

One of the primary challenges holding back the insertion of EUV is the source's power and reliability. Imaging performance is not a primary concern as it is well characterised, robust and operational on IBM's NXE3300.

The upgrade to our EUV source was intended to improve its power level and reliability. The 24 hour performance test was intended to stress those two parameters. It was never the intent of the test to generate 637 wafer exposures. That result was a by-product of the source operating correctly, at the increased power and reliably during the test period.

Putting resist on the wafers would have had no value whatsoever, other than to test how well our rework process was working.

It was unintended output that our source performed so well.

However, the result did provide the first data point in the industry that demonstrates that the current source technology does have the capability to achieve near term performance goals (wafer exposures per day). Since this result was significantly better than previously reported performance, IBM decided to share this with the semiconductor industry so that all could understand the significance and adjust their EUV activities accordingly. For IBM and our Alliance partners, this secured the EUV capability to support our 7nm technology node development.

In a separate email exchange, an IBM representative provided more details of the company's test.

"The parameter settings used for the 24-hour EUV test were established for imaging 22nm dense lines (horizontal and vertical) with a single mask and single exposure," the representative said. "We used 20mJ/cm2 dose and conventional illumination shape. We did not break the imaging level into multiple masks nor did we employ SMO solutions."

EUV is the leading candidate for printing fine patterns needed for next-generation chips. But the complex technology has been in the lab for more than a decade. Most chip makers, including IBM, said they do not expect EUV to be ready for the 10nm chips that could start production within two years.

In an email exchange, Intel fellow Mark Bohr said his company is exploring ways to make 7nm chips without EUV. "Intel has a way to achieve good density and good cost-per-transistor on our 10nm technology without the use of EUV. We are continuing to explore EUV and non-EUV options for our 7nm technology."

- Rick Merritt
  EE Times





Article Comments - Industry analyst sceptical on IBM EU...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top