Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > Optoelectronics/Displays
 
 
Optoelectronics/Displays  

Movidius unveils next-gen vision processing unit

Posted: 01 Aug 2014  Print Version  Bookmark and Share

Keywords:vision processing unit  Myriad  VPU  Tango 

Movidius Ltd developed a system on chip (SoC) that emulates human vision functions, which the company called a vision processing unit. VPUs are designed to go between a mobile device's image sensor (camera) and its application processor, providing visual awareness and performing computational photography.

The first-generation chip, the Myriad 1, was used in Google's Tango, but now Movidius has announced its second-generation device, Myriad 2. It says the new device is 20 times faster than the one used in Google's Tango, providing 2TFLOPS of 16bit operations from a chip measuring just 6.5mm2.

"Myriad 2 is completely dedicated to this new era of computational cameras," Movidius CEO Remi El-Ouazzane told EE Times. "With it, we've achieved 20 times the power efficiency over Myriad 1, meaning we have 20 times the performance for the same amount of power consumed, or the same performance for 1/20th the power consumed."

 Myriad 2 VPU

Figure 1: The new Myriad 2 VPU is packaged in a 0.4mm pitch 225 ball grid array (BGA) package with 1G of low-power double data rate (LPDDR II) synchronous random access memory. (Source: Movidius)

The Myriad 1 was originally designed as a co-processor for smartphones and other mobile devices that already have an application processor, but the Myriad 2 can also replace the application processor for simple wearable applications due to the presence of two on-chip high-level reduced instruction set computers (RISCs).

One RISC core runs the real-time operating system and one can run real-time application code. In addition, the Myriad 2 has 12 Streaming Hybrid Architecture Vector Engines (SHAVEs), or four more than its predecessor. SHAVEs combine the best features of RISCs, digital signal processors, graphics processor units, and very long instruction world architectures and can handle both fixed and floating-point data formats. The SHAVEs surround a low-latency memory fabric that accounts for the chip's low power consumption (500mW) by virtually eliminating the usual time- and power-consuming tasks of buffering data streams.

Movidius Myriad-2 from Gary Brown

Also, Movidius has added 20 hardware accelerators, called atomic-imaging vision engines, for frequently used vision-processing tasks. Also on the chip are 12 mobile industry processor interface (MIPI) channels and the assorted peripheral interfaces, including Ethernet, USB, SPI, I2S, LCD, and UART. The Myriad 2 measures just 6.5mm2 and is packaged in a 0.4 mm pitch 225 ball grid array package with 1G of low-power double data rate (LPDDR II) synchronous random access memory.

 The new category of VPU connects directly to the imager

Figure 2: The new category of VPU connects directly to the imager, not the application processor. (Source: Movidius)

"The Myriad 2 is 20 times faster than the Myriad 1 because of three things," El-Ouazzane said. "The first is that Myriad 2 has 50 per cent more programmable cores than Myriad 1—12 instead of 8. Secondly, instead of running at 180MHz in the 65nm process technology used for Myriad 1, the Myriad 2 is now running at 600MHz in 28nm process technology. And the third reason—which gives the biggest bang for the buck—is that Myriad 1 used only programmable cores, but by slightly changing the architecture, we have added more than 20 very high performance hardwired configurable accelerators for imaging and vision tasks, allowing us to deliver more than 2TFLOPS of 16bit performance."


1 • 2 Next Page Last Page



Article Comments - Movidius unveils next-gen vision pro...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top