Timing IC integrates clock generators, jitter attenuators
The Si534x "clock-tree-on-a-chip" integrates clock generators and integrated multiplL jitter attenuators, combining all discrete timing functions into a single-chip clock IC solution to reduce the cost and complexity of optical networking, wireless infrastructure, broadband access/aggregation, Carrier Ethernet, test and measurement, and enterprise/data centre equipment including edge routers, switches, storage and servers.
Block diagram of Si534x. Source: Silicon Labs
The chips provide an I2C-configurable platform featuring a combination of frequency translation capabilities and <100fs RMS jitter performance. They are capable of generating up to 10 outputs with any combination of frequencies from 100Hz to 800MHz in a broad range of user-selectable output formats (LVPECL, LVDS, CML, HCSL and LVCMOS).
The company highlighted that the level of integration and frequency flexibility in the chips eliminates the need for multiple clock ICs, discrete level translation, loop filters and power supply filter components. This leads to significantly reduced BOM cost and complexity while still providing more than 50 per cent margin to stringent 10/40/100G jitter specifications.
Simplifying Clock Trees with ClockBuilder Pro
ClockBuilder Pro is designed to help system designers quickly and easily create custom Si534x clocks for their applications. The software boasts an intuitive ClockBuilder Pro GUI with which designers can quickly generate sophisticated device configurations in less than five minutes, minimising software development overhead.
|Related Articles||Editor's Choice|