Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Google cherry-picks Lattice FPGA for ARA platform

Posted: 17 Apr 2014  Print Version  Bookmark and Share

Keywords:Lattice  Google  Project ARA  ECP5 FPGA 

It has only been recently that Lattice Semiconductor introduced its ECP5 FPGAs. (See FPGA breaks high-density, power-hungry barrier.) Vertically designed for high-volume production, the small-footprint FPGAs embody the company's survey-based design considerations—low cost over increased capacity, low power over high performance, and high functional density over larger packages.

One indication that Lattice has honed in on a great strategy is today's announcement that Google will use Latice's ECP3 and ECP5 FPGAs in its Project ARA modular phones.

Typically, when you purchase a smartphone, you pretty much get whichever collection of functions and features the manufacturer decides to stick in there. This is limiting in so many ways. If any feature on your smartphone (the camera, for example) fails for any reason, your only realistic recourse is to purchase a new phone. The same thing applies if a better version of a function (like a higher-resolution camera) becomes available, or if a completely new capability takes the market by storm.

Project ARA smartphones

Source: Google ATAP

As a result, the human race is currently designing, building, and scrapping smartphones at a mind-boggling rate. Project ARA aims to get around this by providing an open hardware platform for creating highly modular smartphones. Such a platform will include a structural frame into which users can plug modules of their choice, such as a keyboard, a display, or an extra battery.

Using this modular approach, users will be able to replace broken modules quickly, easily, and affordably. Also, they will be able to add features and capabilities as new technology modules emerge.

Module connectivity will be achieved using the MIPI UniPro (Unified Protocol) network protocol. This application-agnostic scalable layered protocol lets devices and components exchange data at high rates with low pin count and low power consumption.

Smartphone module

Source: Google ATAP

Lattice's ECP3 and ECP5 FPGAs provide the I/O performance and flexibility required to meet the evolving MIPI Unipro interfaces standard, so they will be used to implement the advanced communication linkage between modules. These small-footprint, low-power FPGAs can also be used to implement whatever functionality developers desire—such as processing sensor and image data—without the cost and delays associated with developing a special ASIC or the high power consumption associated with using an applications processor.

Project ARA developers can start developing their modules immediately using the Project ARA MDK.

- Clive Maxfield
  EE Times





Article Comments - Google cherry-picks Lattice FPGA for...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top