Home | Login | Register Now   [Feb 10,2010]
Global Sources
EE Times-Asia
Programmable Logic Home / Programmable Logic Outlook 2010   An EDA company's take on 2010 growth sectors   MCU   MEMS   IGBT   processor   LED   RFID

FPGAs boast six-week turnaround time

Subscribe Add to Favorites Print Version
Which social networking sites do you use regularly?

    
    
    
    
    
    
            

Xilinx Inc. announces the EasyPath-6 FPGAs that claims to offer the lowest total cost with the lowest-risk from high-performance FPGA to production ready devices in just six weeks. This is the fastest turnaround time of any FPGA cost reduction solution. The new version of EasyPath FPGAs also does not require minimum order quantities, enabling customers to tailor their shipments to their end-market needs. They deliver a 35 percent cost reduction over other FPGA prices at equivalent volume.

Also, while most cost reduction choices stifle design options and unduly constrain customers to a non-optimized part or package, EasyPath-6 FPGAs are unique in that it is the only FPGA cost-reduction solution that supports all devices, all packages, all speed grades, and all temperature grades available in the base family. This means customers can chose any Virtex-6 LX, LXT, SXT, or HXT device to implement and cost reduce their designs.

"EasyPath-6 FPGAs offer compelling value for high-performance system designs that need to respond quickly to cost pressures and uncertain market demands," said Mustafa Veziroglu, VP for product solutions and management, Xilinx. "EasyPath-6 technology builds on top of the tried and tested FPGA architecture and silicon and delivers zero-risk cost reduction with the lowest total product cost in 40nm technology."

Unlike other approaches, EasyPath-6 FPGAs are neither an ASIC conversion nor a routing-hardened FPGA. The migration from Virtex-6 to EasyPath-6 devices involves no additional design constraints, no re-work or re-optimizing of the FPGA design, and no re-laying out of circuit boards. After a customer provides their design files, Xilinx tests silicon wafers to the same electrical parameters as the standard FPGAs and then sorts the devices relative to the specific resources used by the customer's design. The resulting die are then assembled, marked and final-tested to ensure functionality and performance within six weeks. No other FPGA cost reduction solution offers production devices in such short a period of time from prototype.

Testing for a single design using Xilinx's patented test technology increases wafer yield, greatly reducing overall costs and requires no additional customer engineering work or re-qualification. EasyPath-6 FPGAs deliver world-class fault coverage with levels that approach 100 percent and customers have complete flexibility to move between Virtex-6 and EasyPath-6 FPGAs during production. This enables customers to easily ship either EasyPath-6 FPGA or Virtex-6 FPGAs to allow for easy management of unexpected upsides in demand or changes to the design by leveraging the programmability of the underlying device.

Because EasyPath-6 FPGAs are architecturally identical to Virtex-6 FPGAs, customers can confidently incorporate into their high-volume designs the entire suite of embedded resources of Virtex-6 FPGAs, including multi-gigabit serial transceivers, PCIe endpoint blocks, Tri-mode Ethernet MACs, DSP slices, and other resources. The similarity between EasyPath-6 FPGA and Virtex-6 FPGAs translates into a seamless, one-for-one migration that is unmatched in terms of the low risk path it offers to customers.

EasyPath-6 FPGAs are available for design implementation, with production devices available in Q4 10. EasyPath-6 devices revolutionize FPGA cost reduction by delivering cost-reduced devices in production quantities in only six weeks with no minimum order quantities.


Keywords: FPGA   ASIC   manufacturing  


votes:
Article Comments - FPGAs boast six-week turnaround time
Comments:  
 
*Verify code:

Most read articles last week
 •   Analysts hail Apple, Qualcomm CES winners (10 Jan 2010)
 •   Portable medical electronics see big market in China (18 Jan 2010)
 •   Nexus One teardown reveals few surprises (13 Jan 2010)
 •   DirecTV, Panasonic push 3D TV (19 Jan 2010)
 •   Setting the stage for 3D TV (21 Jan 2010)
 •   Hybrid silicon tuner improves DTV reception (18 Jan 2010)
 •   TSMC denies taking on Nikon scanner (18 Jan 2010)
 •   Nexus One teardown reveals few surprises (13 Jan 2010)
 •   200/250V MOSFETs claim lowest figure of merit (18 Jan 2010)
 •   Wireless network system boosts learning experience (20 Jan 2010)

Special on BroadbandNEW!

Get this supplement to learn about trends in and challenges to building India's broadband infrastructure. Learn about high-speed network design, in-vehicle FireWire and HomePNA, download related datasheets and app notes, initiate online discussions, and attend college lectures!
· Broadening the Indian market
· Unshackling broadband in India
· IEEE 1394 networks car infotainment
· Network your home entertainment with HomePNA
· Find relevant datasheets
· Download related application notes
· Attend IIT lectures on broadband


Embedded Design

Power Design
Locking down IP in embedded systems
Learn about past, current and new options for protecting IP
 

Multiplier circuit gauges real power
in high-frequency PWMs

Learn about a power measurement circuit capable of
measuring the power dissipated in a PWM-driven motor.




Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter